Addition: set t1 to (t2 plus t3) using only the lower 32 bits (64bit)
addw
Operands
reg, reg, regVariants
- Addition: set t1 to (t2 plus t3) using only the lower 32 bits (64bit) addw t1,t2,t3
Loading...
Addition: set t1 to (t2 plus t3) using only the lower 32 bits (64bit)