Clear bits in control and status register