Projects Docs Learn

RISC-V

Directives

Screen and I/O

Syscalls

Registers

Create your first project

divu

Operands

reg, reg, reg

Division: set t1 to the result of t2/t3 using unsigned division

Variants

Division: set t1 to the result of t2/t3 using unsigned division divu t1,t2,t3

Loading...