srliw

Operands

reg, reg, imm

Shift right logical (32 bit): Set t1 to result of shifting t2 right by number of bits specified by immediate (64bit)

Shift right logical (32 bit): Set t1 to result of shifting t2 right by number of bits specified by immediate (64bit) srliw t1,t2,10