divw

Operands

reg, reg, reg

Division: set t1 to the result of t2/t3 using only the lower 32 bits (64bit)

Variants

Division: set t1 to the result of t2/t3 using only the lower 32 bits (64bit) divw t1,t2,t3

Loading...