Projects Docs Learn

RISC-V

Directives

Screen and I/O

Syscalls

Registers

Create your first project

negw

Operands

reg, reg

NEGate Word: Set t1 to negation of t2 (only lower 32 bits) (64bit)

Variants

NEGate Word: Set t1 to negation of t2 (only lower 32 bits) (64bit) negw t1, t2

Loading...