divuw

Operands

reg, reg, reg

Division: set t1 to the result of t2/t3 using unsigned division limited to 32 bits (64bit)

Division: set t1 to the result of t2/t3 using unsigned division limited to 32 bits (64bit) divuw t1,t2,t3