addiw

Operands

reg, reg, imm

Addition immediate: set t1 to (t2 plus signed 12-bit immediate) using only the lower 32 bits (64bit)

Addition immediate: set t1 to (t2 plus signed 12-bit immediate) using only the lower 32 bits (64bit) addiw t1,t2,-100