Ensure that IO and memory accesses before the fence happen before the following IO and memory accesses as viewed by a different thread