Projects Docs Learn

RISC-V

Directives

Screen and I/O

Syscalls

Registers

Create your first project

remu

Operands

reg, reg, reg

Remainder: set t1 to the remainder of t2/t3 using unsigned division

Variants

Remainder: set t1 to the remainder of t2/t3 using unsigned division remu t1,t2,t3

Loading...