Docs - or

Projects Docs Learn

RISC-V

Directives

Syscalls

or

Operands

reg, reg, reg

Variants

Bitwise OR : Set t1 to bitwise OR of t2 and t3 or t1,t2,t3

Bitwise OR : Set t1 to bitwise OR of t2 and t3

Loading...