slliw

Operands

reg, reg, imm

Shift left logical (32 bit): Set t1 to result of shifting t2 left by number of bits specified by immediate (64bit)

Shift left logical (32 bit): Set t1 to result of shifting t2 left by number of bits specified by immediate (64bit) slliw t1,t2,10