Projects Docs Learn

RISC-V

Directives

Screen and I/O

Syscalls

Registers

Create your first project

and

Operands

reg, reg, reg

Bitwise AND : Set t1 to bitwise AND of t2 and t3

Variants

Bitwise AND : Set t1 to bitwise AND of t2 and t3 and t1,t2,t3

Loading...